

1 ABSTRACT

2 An apparatus for compensating for glitch occurrence in a
3 reset signal that is applied in an integrated circuit, includes:
4 a logic stage capable to process an incoming signal and a
5 delayed incoming signal that is a delayed version of the
6 incoming signal, the logic stage capable to generate an output
7 signal so that when the incoming signal and the delayed incoming
8 signal are in the same state, the output signal will be in the
9 same state. An apparatus for compensating for glitch occurrence
10 in a reset signal that is applied in an integrated circuit,
11 includes: a logic stage capable to process an incoming signal
12 and a delayed incoming signal that is a delayed version of the
13 incoming signal, the logic stage capable to generate an output
14 signal so that when the incoming signal and the delayed incoming
15 signal are in the same state, the output signal will have a
16 state similar to the state of the incoming signal, and when the
17 incoming signal and the delayed incoming signal are not in the
18 same state, the output signal will have a state similar to a
19 previously sampled state of the incoming signal.

20

21